Ferroelectric Ba͑Zr 0.25 Ti 0.75 ͒O 3 ͑BZT͒ thin films were deposited on high-resistivity Si substrate without or with inserting a high-k buffer layer of Ta 2 O 5 . The varactor characteristics of the BZT capacitors in metal-oxide-semiconductor structure were studied. At low frequency ͑1 MHz͒, the capacitors exhibit a negatively tunable characteristic, i.e., ͓C͑V͒ − C͑0͔͒ /C͑0͒ Ͻ 0, against dc bias V, but opposite tunable characteristics were found at microwave frequencies ͑Ͼ1 GHz͒. The change of voltage-dependent characteristic is attributed to the effect of low-resistivity interface induced by charged defects formed from interfacial oxidation of Si in screening the microwave from penetrating into the bulk of Si. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2214170͔ Recent interest in developing Si-based monolithic microwave integrated circuit ͑MMIC͒ promotes the study of tunable ferroelectric devices on Si substrate.
Recent interest in developing Si-based monolithic microwave integrated circuit ͑MMIC͒ promotes the study of tunable ferroelectric devices on Si substrate.
1- 3 The devices in metal-oxide-semiconductor ͑MOS͒ structure have attracted attention for its compatibility to MMIC. However, it would suffer from low tunability due to the oxidation of Si substrate in high temperature process of the ferroelectric films, along with a high conduction loss in relation to the low-resistivity substrate of Si. The insertion of a high-k buffer layer, such as TiO 2 or Ta 2 O 5 , 4, 5 and the use of high-resistivity Si ͑HR-Si͒ substrate 6, 7 were thus suggested, in which the HR-Si is regarded as a dielectric at microwave frequencies. 8 Nevertheless, the high temperature process still may cause the change of interface property of Si, which will affect the performance of the devices. Therefore, such an interfacial effect on the varactor characteristics of ferroelectric thin films deposited on HR-Si substrate without or with the insertion of a high-k buffer layer is investigated in this work.
The barium zirconium titanate ͑BZT͒ thin film having a composition of Ba͑Zr 0.25 Ti 0.75 ͒O 3 was chosen for its low dielectric loss.
9,10 N-type silicon substrates with a high resistivity of Ͼ 5 k⍀ cm were used. A 50-nm-thick Ta 2 O 5 layer was coated as the high-k buffer layer on the HR-Si by rf magnetron sputtering at 200°C. The BZT films of ϳ600 nm thick were then deposited on the HR-Si substrate without or with the high-k buffer layer at 600°C, and the formation of perovskite phase was confirmed by x-ray diffraction. A 0.26-m-thick silver layer was coated on the BZT films and patterned into two coplanar electrodes ͑120ϫ 120 m 2 ͒ with a gap of 3 m spacing by wet etching to form a back-toback MOS capacitor structure. The varactor characteristics of the capacitors at 1 MHz and microwave frequencies of 1 -25 GHz were then measured by impedance analyzer and network analyzer, respectively.
Figures 1͑a͒ and 1͑b͒ show the change of capacitance and loss tangent against dc bias at 1 MHz for the capacitors without and with the insertion of the Ta 2 O 5 buffer layer, respectively. The two capacitors exhibit a similar characteristic of negative tunability of capacitance, i.e., the capacitance decreases with increasing biasing voltage. Because the coplanar electrodes have a spacing of 3 m, which gives a relatively low in-plane field ͑Ͻ100 kV/ cm͒ within the range of applied voltage, the measured capacitance is mainly determined by the out-of-plane polarization of the dielectric films with the HR-Si acting as a lossy metal substrate. Therefore, the lower capacitance of BZT film directly deposited on HR-Si than that on Ta 2 O 5 -buffered substrate indicates the formation of a low dielectric interfacial layer from the oxidation of Si substrate. Moreover, the observed tunability of capacitance is much higher than that measured from the BZT films using a metal-insulator-metal capacitor configuration, which denotes the additional contribution from the interfacial varactor effect in relation to the depletion of carriers in Si. 11, 12 The measured loss tangent shown in the same figure also reveals the interfacial effect, in which two nearly symmetric peaks of conduction loss appear at both positive and negative biases in association with ac current flowing into and out of interface trap states in the back-to-back MOS capacitors.
The capacitance and loss tangent at microwave frequencies ͑1-25 GHz͒ and different dc biases of the BZT capacitors without or with a Ta change of the interface property of Si in the MOS capacitors, which can be induced by the charged defects formed from interfacial oxidation of Si.
The chemical state of elements at different depths in the 10-nm-thick BZT and Ta 2 O 5 ultrathin films deposited on Si was then examined by x-ray photoelectron spectroscopy ͑XPS͒. As shown in Fig. 3 , an interfacial oxidation of Si is observed by appearance of the 2p peaks of Si 4+ , along with a mixing of metallic cations from interdifffusion. In the 2p 3/2 spectra of Ti, besides the peak of the 4+ oxidation state, an extra peak from the 2+ state of Ti also appears at the depth close to Si surface. It indicates that the oxidation of Si results in a reduction of Ti 4+ . Such a reduction reaction is also observed between Si and Ta 2 O 5 by appearance of the 4f 5/2 and 4f 7/2 peaks from the neutral state of Ta beside the two from Ta 5+ . However, the above reduction reaction is hardly observed for Zr 4+ and Ba 2+ . Since the Ti 4+ is only one-third of all cations in BZT, there are less cations of BZT being reduced from interfacial oxidation of Si than those of Ta 2 O 5 , as seen from the weaker spectrum of Ti than that of Ta. The cross-sectional transmission electron microscopy shown in Fig. 4 also reveals the formation of a thicker oxidation layer of Si in BZT/HR-Si than that in Ta 2 O 5 / HR-Si.
The reduction of Ti and Ta cations indicates that the interfacial oxidation layer is oxygen deficient, which will lead to the generation of positively charged defects and induce the accumulation of electrons in Si at the interface. Therefore, a low-resistivity interface is formed in the MOS capacitors, and the impedance of the capacitors can be simulated by a simplified equivalent circuit shown in Fig. 5 . In the circuit, the role of low-resistivity interface is represented by a pair of parallel-connected capacitor and resistor, C i1 , R i1 and C i2 , R i2 , below the two coplanar electrodes, 1 and 2, respectively. The total impedance Z of the circuit at microwave frequency can be expressed as
where Z f , Z o , Z i , and Z b are the impedance corresponding to the ferroelectric film, the interfacial oxide layer, the interface, and the bulk of Si substrate, respectively. It can be seen that the total impedance Z of the MOS circuit can be tuned by changing the interface impedance Z i which is given as
where the interface capacitances C i1 and C i2 are proportional to the cross-sectional area of the interface but the resistances R i1 and R i2 are reciprocally proportional to the area. Thus, the interface impedance Z i is determined by the interface resistivity of Si, which is reciprocally proportional to the carrier concentration at the interface. For a heavily accumulated interface of carriers, the interface resistivity is very low, giving the interface impedance Z i Ӷ Z b . The bulk contribution of Si is thus suppressed as Z i Z b / ͑Z i + Z b ͒ϳZ i , i.e., the microwave is screened by the heavily accumulated carriers from entering the bulk of Si. Therefore, the total impedance of the MOS circuit is reduced, and a relatively large value of capacitance can be measured. As the total loss is the sum of loss from all elements in the circuit, including the low-resistivity interface, which has a loss tangent expressed as 
a large loss from the low-resistivity interface is also accompanied. When a biasing voltage is applied, the interface resistance of one side, say, R i1 , increases by depleting the carriers, but the other, R i2 , decreases by accumulating the carriers. Since the interface resistance is initially very low and the emission of accumulated carriers into the charged defects can be induced by the biasing voltage, the increase of R i1 will overwhelm the decrease of R i2 . Consequently, the interface impedance Z i increases and the contribution from the bulk of Si also increases, leading to a reduction of the capacitance of the MOS circuit. The loss tangent also decreases due to the reduction of loss from the interface.
In contrast, for a lightly accumulated interface, the interface impedance Z i is relatively high, which allows a high impedance contribution from the bulk of Si and raises the total impedance of the MOS circuit. A low value of both capacitance and loss tangent is thus obtained. When a low biasing voltage is applied, the decrease of interface impedance from accumulation of carriers on one side will be partially canceled out by the increase of impedance from depletion of carriers on the other side of interface. The total impedance is only slightly reduced. However, when the biasing voltage continuously increases, an inversion layer of carries can be induced on the depletion side, leading to a largely decrease of the interface impedance. In consequence, the bulk contribution of Si becomes greatly suppressed, and a significant increase of capacitance and loss is thus obtained at high biasing voltage.
The result at microwave frequency of the BZT film directly deposited on HR-Si is in accordance with the characteristic of the second case, i.e., the interface is lightly accumulated with carriers, but that of BZT on Ta 2 O 5 -buffered HR-Si is consistent to the first case, i.e., a heavily accumulated interface is formed. It can be attributed to the difference in the interfacial reaction of BZT and Ta 2 O 5 with Si. Because the charged defects are mainly formed from the reduction of the cations in the interdiffused zone between the metallic oxide film and the oxidation layer of Si, the thinner oxidation layer and the more cations being reduced in Ta 2 O 5 / Si, therefore, induce a larger accumulation of carriers at the interface.
It is now clear that the modulation of interface resistivity is responsible for the change in voltage-dependent characteristics of capacitance in the ferroelectric MOS capacitors at microwave frequency in relation to the screening of microwave from penetrating into the bulk of HR-Si. However, the screening effect gradually reduces with increasing microwave frequency because the interface property gradually shifts to purely capacitive according to Eq. ͑2͒. Thus, the tunability of capacitance also diminishes. 
